Regviz

Espressif Systems /ESP32-C6 /MCPWM0 /CAP_CH0_CFG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CAP_CH0_CFG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-C6/MCPWM0/CAP_CH0_CFG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CAP0_EN)CAP0_EN 0CAP0_MODE 0CAP0_PRESCALE0 (CAP0_IN_INVERT)CAP0_IN_INVERT 0 (CAP0_SW)CAP0_SW

Description

Capture channel 0 configuration and enable

Fields

CAP0_EN

When set, capture on channel 0 is enabled
CAP0_MODE

Edge of capture on channel 0 after prescaling. When bit0 is set to 1: enable capture on the negative edge, When bit1 is set to 1: enable capture on the positive edge.
CAP0_PRESCALE

Value of prescaling on possitive edge of CAP0. Prescale value = PWM_CAP0_PRESCALE + 1
CAP0_IN_INVERT

when set, CAP0 form GPIO matrix is inverted before prescale
CAP0_SW

Write 1 will trigger a software forced capture on channel 0

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/espressif/svd